The understanding of the retention and endurance degradation behavior of different levels of filamentary analog RRAM is critical for the development of the neuromorphic computing. This paper investigates the conductance distribution of different levels during retention and endurance tests. The low conductance states and high conductance states change from the normal distribution at the beginning to asymmetric skewed distribution with baking time increasing. But intermediate states remain the normal distribution. A model is proposed to predict the conductance evolution of different levels. It is also found that endurance lifetime depends on the ratio and position of endurance window. The longer endurance lifetime is attributed to switching in a smaller high-C window. Physical mechanism of endurance degradation is discussed.
and HCS and larger on/off ratio. However, the retention behavior of the intermediate conductance states was not considered, which is precisely the most noteworthy part. As for the endurance, current researches on binary switching have involved several aspects, including device structure and material optimization [6] , correction techniques [7] , programming voltage schemes [8] , [9] , and physical mechanism of endurance failure [10] , [11] . But the analysis of endurance degradation of analog RRAM has not been addressed.
In this work, the retention and endurance degradation behaviors of filamentary analog RRAM are investigated. The normal distribution transforms to skew distribution in higher and lower conductance states. It is also found that the endurance lifetime depends on the ratios and conductance levels of switching windows. Three endurance failure modes are demonstrated. Furthermore, the physical mechanisms for the above scenarios are discussed.
II. DEVICE AND MEASUREMENTS METHODS
The one transistor one RRAM (1T1R) cell with a thermal enhanced layer can achieve the bidirectional analog switching ability [12] . The width/length of the transistor is 0.5μm/1μm. The detailed fabrication process can be found in [13] . 1Kb analog RRAM array prepared for retention and endurance measurement shows good uniformity with bidirectional analog levels on different devices, as shown in Fig. 1(a) and (b) . The analog switching keeps stable during hundreds of full switching cycles, as shown in Fig. 1(c) and (d). This analog RRAM array with good performance is used for the following retention and endurance measurements. Due to different requirements between binary and analog switching, the measurement method also has different focuses. Binary switching requests distinguishable and stable LCS and HCS, but does not concern whether the values change until the conductance window closes. To the opposite, analog RRAM cares about the conductance change of each device. Therefore, the traditional measurement method is no longer applicable for studying the retention and endurance behavior of analog RRAM. Bidirectional conductance modulation scheme (BCMS) is designed for statistical retention measurement and write-verify scheme during the read sampling operation in endurance test, as shown in Fig. 2a and 2b, respectively. The key technology lies in performing bidirectional verification within a designed range for a selected level by using alternating SET and RESET operations. It should be noticed that the BCMS scheme is an applicationdependent programming scheme. The purpose of the BCMS is not only to obtain tight distributions of multiple conductance levels in the full switching window, but also to unify the initial state for one group of tested devices to explore the retention and endurance degradation behaviors of analog RRAM for neuromorphic computing. Some representative verification schemes were reported to control conductance windows for binary RRAM [14] [15] [16] [17] . However, compared with previous these works, the BCMS has differences from three aspects: 1) Automatic bi-directional operations (both SET and RESET); 2) Tight conductance distributions of all the conductance levels in analog RRAM; 3) Multiple devices are adapted simultaneously, and only the cells which are successfully programmed in the designed conductance range are marked and will be measured in the following retention test. In order to facilitate subsequent explanation, in this paper, it is defined that HCS refers to the highest conductance state of one device, and LCS refers to the lowest conductance state of the same device. MCS refers to all the remaining medium states except for the HCS and LCS. LCS and HCS are fixed for a device and determined by the inherent characteristics and forming voltage.
Retention measurement is divided into three steps. 1) Selecting the target conductance level: 8 levels with equal conductance intervals are determined according to the window of the RRAM device to analysis the retention behavior of analog RRAM. These conductance levels are selected as the example for considering the characteristics of retention degradation, namely I tc1 , I tc2 , . . . I tc8 . 2) Bidirectional verification: Alternating SET and RESET operations should be applied to tune the conductance within 80% G tc ∼ 120% G tc . If the number of cells is insufficient, the step voltage should be changed into smaller one to optimize the uniformity, since the conductance tuning accuracy increases as the step voltage decreases. 3) Retention measurement: The conductance distribution of each conductance level is observed with increased retention time under three different temperatures.
In this paper, to avoid confusion with LCS and HCS, the two alternating conductance states during the endurance test are defined as LCS_i and HCS_i. It should be noticed that LCS_i and HCS_i could be LCS, HCS or MCS, and are decided by the operation conditions during the endurance test. Fig. 2b shows the test waveform of endurance. One unit is consisted of N cycles plus one sampling read operation, where one cycle is composed of one SET and one RESET operation (i.e., LCS_i to HCS_i and HCS_i to LCS_i). The value of "N" is a variable that is decided according to the switching window and operation voltages. That is because small "N" is beneficial to real-time monitor and timely stopping the failed devices, while large "N" is beneficial to fast test, which once used to be a limitation for traditional endurance test. In this work, the typical "N" is around 10 for early stages of testing, around 1000 for large window, and around 10 6 for small window. Compared with traditional endurance measurement methods [9] , [18] , the key technology of the developed endurance test scheme is to control the endurance switching window approximately unchanged, including the LCS_i and HCS_i. The purpose is to explore the relationship between the conductance levels of the switching window and endurance lifetime. Moreover, based on the test waveform, it can realize fast and real-time monitor with Tektronix 4200A system.
III. RESULTS AND DISCUSSION

A. RETENTION
After programming the RRAM array using the BCMS, eight conductance levels with over 100 cells are baked at three kinds of temperatures to investigate the retention behavior. The typical conductance fluctuation of single cell is slight but random and unpredictable as shown in Fig. 4a . As mentioned above, it is challenging to predict the retention degradation of single RRAM cell. However, when it comes to the statistical view, the conductance evolution in a RRAM array would be apparent that the conductance distribution demonstrates symmetric distribution. The distribution of conductance becomes wider as the baking time increases, but the mean value keeps constant. And in detail, when baking shorter time, the mean value of all levels almost keeps constant ( Fig. 3a) ; whereas, when the baking time span goes wider, the mean of conductance in MCS remains unchanged as usual, but the mean values of RRAM cell in LCS and HCS presents a trend of changing towards MCS, as the Fig. 3b shows. More and more tail bits in LCS and HCS deviate from the initial conductance level, and this phenomenon deserves an in-depth discussion.
FIGURE 3. The conductance evolution as a function of the baking time at 150 • C. (a) the conductance distribution of more than 100 cells in 30µS. The green and blue bold lines are the fluctuation conductance of two randomly selected cells and the mean value is pointed as red bold line. The gray thin lines represent the conductance values of the other cells; (b) the conductance distributions of 8 levels at 150 • C. The red dots and lines are the mean values of more than 100 cells of each conductance level at sampling time points. Each gray line represents the conductance drift behavior of one device.
To further explore the effect of retention on the conductance distribution in a RRAM array, their characteristics in different levels with different temperatures are discussed. Several typical levels are determined to represent HCS (corresponding to 60μS), LCS (corresponding to 2μS) and MCS (e.g., 30μS) as the Fig. 4 shows. The conductance evolution of the eight levels shows in the cumulative probability distribution maps. When comparing the three conductance states under the same temperature, it is clear that the conductance in MCS can maintain the normal distribution for a longer time, but the conductance distributions in HCS and LCS tend to skew distributions after a period of retention time because of a large number of tail bits generating and accumulation ( Fig. 4g , h, and i).
In Fig. 4 , three conductance levels at three temperatures are presented to study the impact of temperature and the behavior difference between the LCS, HCS and MCS. It can be found that these conductance distributions of all levels at 125 • C follow normal distribution. When the temperature increasing to 150 • C and 175 • C, the increased tail bits change the original distribution into asymmetrical skewed distribution especially in the HCS and LCS (comparing Fig. 4c , f, and i). As for the conductance distribution of MCS (comparing Fig. 4b , e, h), the slope of each conductance group decreases as the baking time and temperature increasing.
In order to study the retention characteristic of the skew distribution of HCS and LCS more meticulously, fitting the conductance from a statistic point of view is an efficient way. For convenience of comparison, the retention degradation of MCS will be discussed firstly, taking 30μS as example. In Fig. 5(a) , each curve is fitted based on the raw data measured at specific sampling points in Fig. 4(h) . Good linear dependence is obtained.
In order to visually show the dispersion of the conductance distribution due to retention degradation, a slope is extracted at its sampling time for each line. Note that the slope here refers to the tangent slope of CDF curves, and it can be a constant for a straight line (the normal distribution) or a variable value for a curved line (the skew distribution). It can be verified that the slope of the curve is the reciprocal of the standard deviation (σ ) of the normal distribution. In our previous work, σ acts as a function of the square root of baking time ( √ t) within 600s at 125 • C [19] . Then with studying the retention degradation behavior in a longer time span at higher temperature, the relationship between σ and baking time are presented more clearly in Eq. 1, where a and b is constant when determining the baking temperature.
From the Fig. 3 and Fig. 4 , the skew distribution of HCS and LCS attracts the attention. Here, based on thermal acceleration degradation effect, the conductance level ∼60μS at highest temperature is selected to represent HCS and LCS to explore the retention degradation behavior. From overall view, as the Fig. 5b shows, the mean value of the conductance level ∼60μS decreases towards lower conductance as the baking time increasing. In detail, the upper asymptote of the boxes is almost unchanged but the lower asymptote gradually falls as the baking time increasing. In this case, Eq. 1 needs to correct the constant 'b' to a variable term b(t) because long-time baking induces the deforming of the conductance distribution, corresponding to a curved line in CDF. Figure 5c shows intuitively the skew conductance distribution after baking 12000s at 175 • . Some tail bits degrade towards LCS ∼50%, but a small proportion of tail bits degrade in the opposite direction. And the skew distribution of LCS is performed in Fig. 5d , similar to the trend of HCS.
B. ENDURANCE
Endurance lifetime refers to the largest cycle number before device failure, which is an important metric for evaluating the endurance ability. Several switching windows at different conductance levels are developed to investigate the endurance degradation behavior of analog RRAM, as shown in Fig. 6 . In order to clarify the factors affecting the endurance lifetime, several binary conductance switching tests are designed by changing one conductance level with fixing the other conductance level. On the whole, these binary switching of different conductance levels in a full window can be put together into analog switching. With the same HCS_i at 50μS, increasing the LCS_i from 0.5μS to 10μS (from the full window to high-C window) corresponds to the endurance lifetime from 2×10 5 to 4×10 8 cycles (the mean value of statistical results), as the Fig. 6a shows. It is found that a smaller the ratio of LCS_i and HCS_i corresponds to a longer the endurance lifetime [20] . In contrast, with the fixed LCS_i at 1μS, decreasing the HCS_i from 50μS to 10μS (from full window to low-C window) results in the increasing endurance lifetime from 2×10 5 to 10 6 cycles, as the Fig. 6b shows. The trend of endurance lifetime with different conductance ratio still satisfies the above rules, but the increase in endurance lifetime is significantly reduced. It could be concluded that the excessive conductance value of LCS_i accelerates endurance failure, further resulting in the limited endurance cycles. In Fig. 4h; ( Fig. 4(d) .
b) Box chart of conductance distribution of HCS from initial (normal distribution) to 12000s (Skew distribution); (c) Skew distribution of HCS after baking 12000s at 175 • C based on Fig. 4(i); (d) Skew distribution of LCS after baking 12000s at 150 • C based on
addition, the endurance lifetime also depends on the position of switching windows besides the conductance ratio. In order to verify this conclusion, the fixed conductance level turns to 3.3μS at LCS_i (Fig. 6c ). Although the ratio is reduced by 4 times, the change of endurance lifetime is still not obvious albeit excellent endurance lifetime. Due to variation in forming and operated conditions, the number of endurance cycle in one level has variation in a certain degree, but the conclusion is still valid. Fig. 7a demonstrates the endurance evolution with the different programming voltage condition. When the voltage is lower than threshold voltage of transistor, there is no current to switch RRAM. Under the suitable voltage conditions, endurance switching performs reversible switching in a certain number of cycles. However, with the experimental results, some undesired endurance failures occur as the Fig. 7b and 7c show. The failure locations happen in the intermediate state and lower conductance level, respectively. Then a secondary forming is required to force the device to the starting point. For the devices stuck at an intermediate state, the number of endurance cycles after the secondary forming is similar with the cells without the secondary forming, but these devices all fail in HCS_i. However, for the devices failing in LCS, it is found that after secondary forming operation, the devices can still contribute more endurance cycles, as the Fig. 7c shown. Note that there is no obvious difference in switching window and conductance levels after the secondary forming, but once the device had experienced "stuck at OFF", "stuck at ON" will follow, as if it were a sign. At last, the device suffers from "stuck at ON" after the maximum number of cycles that the device can withstand, as shown in Fig. 7d . With the experimental results, it is found that device failure at higher or lower conductance levels is random and independent with the conductance levels during the switching process. Note that the statistical experimental results in Fig. 6 are the results of device stuck at ON. The physical mechanism of these three endurance failure modes will be discussed in session IV.
IV. PHYSICAL MECHANISMS
In this session, the physical mechanism of the retention and endurance degradation behavior would be discussed. The main purposes are to explain: 1) the high-temperature baking over a long period of time leads to a transition from a normal distribution to a skewed distribution of conductance; 2) the smaller the window induces a longer the endurance lifetime.
Based on previous reports, the analog RRAM device in this experiment has continuous conductance states due to the distribution of multiple weak conductive filaments (CFs) formed in the CF region [21] . And the size of the CF region is dependent on the current density of initial state. In order to facilitate the understanding of the transfer of normal distribution to skewed distribution, the mechanism of normal distribution in MCS needs to be first clarified. The simulation results on retention degradation of different conductance levels based on Monte Carlo simulation is illustrated in Fig. 8 [22] . In MCS, multiple weak CFs exist in the switching layer with a medium oxygen vacancy (Vo) concentration. Due to the uniform distribution of Vos, the possibility of one Vo hopping to adjacent lattices is basically equivalent. Compared Fig. 8a with 8b, after a long baking time, the number of broken and connected CFs remains essentially the same. It corresponds to the similar conductance distribution in a short period of retention time with lower energy. The probability of Vos hopping to the adjacent lattices over time is described by Eq. (2): (2) In this formula, η 0 is the vibration frequency of oxygen ions; E h is the hopping barrier of oxygen ions, which is the intrinsic parameter depending on the material and structure of device. It could be extracted by referring to the method based on the Arrhenius equation in [19] . t is a unit retention time; k is the Boltzmann constant. When baked at high temperature T, Vos could hop out of the original lattice with a higher probability at a unit time based on Eq. (2). With the baking time increasing, the cumulative hopping probability of Vos leads to the Vos hopping continuously to a farther position, resulting in the rupture or connection of the weak conductive filaments. When the Vos moves to a lattice where there is no weak CF, it may cause the original CF to break and the conductance value of this cell becomes higher. In contrast, if the Vos move to the gaps and repair the CFs, its conductance value would become lower. In this case, the possibility of breaking and healing is offset and the conductance distribution always keeps normal distribution. Furthermore, long baking time forces some Vos deviating from the original position seriously, so the standard deviation of the normal distribution increases with baking time.
In HCS, more CFs are formed in the CF region under a larger oxygen vacancy concentration [21] . According to the previous work [23] , the relationship of current and voltage in higher conductance levels satisfies Ohm law. During retention test, the number of Vos keep unchanged with no electric filed, so the temperature gradient is the main driving force. With the thermal enhanced effect, in the beginning, the Vos hop to neighbor lattices with the same probability, and the conductance distribution acts as normal distribution as usual in statistical views. With baking time increasing, a high-frequency collision accompanied by the increased generation and recombination rate occur. In this case, high migration rate of Vos induces a large possibility of forming clusters [6] , as shown in Fig. 8d . The migrated Vos cause a crack in the nearby CFs. Due to the limited number of Vos, the growth and expansion of vacancy clusters leads to more broken CFs. The simulated evolution of conductance distribution explains why the increased number of tail bits appears after a long retention time. From a statistical point of view, a normal distribution of multiple RRAM in HCS gradually transforms into a skew distribution due to the generated tail bits.
In LCS, less CFs exist in the filament region with a lower Vo concentration (Fig. 8e ). Based on our previous study, the I-V curve of high conductance levels satisfies the Schottky emission model, and it proves the presence of filament gaps [23] . Under the force of thermal effect and concentration gradient, some surrounding Vos move towards lower Vos concentration region, as shown in Fig. 8f . The broken gap gradually narrows and then the conductance value decreases. Because of the equal probability of Vos movement, the conductance distribution can be decomposed into a certain percentage of tail bits plus a normal distribution. This explains the physical mechanism of retention in LCS for the skewed distribution at high temperature after long baking time. Different from the physical mechanism of retention degradation, the driving force of Vos movement in endurance test is derived from the electric field besides the concentration gradient and thermal effect. Therefore, the situation becomes more complicated. Firstly, the dependency of endurance lifetime on switching window can be explained. Switching in a smaller window requires the migration of a small amount of Vos under weak programming voltage. Therefore, less lattice damage is caused, leading to longer endurance lifetime. On the contrary, switching in a large window causes the sustained and significant damage to the morphology of filaments, resulting in shorter endurance lifetime [20] .
Secondly, the endurance failure modes will be explained. When switching in a certain window between the LCS_i and HCS_i, the frequent endurance cycles lead to the alternating generation and recombination of a verity of Vos under alternating electric field ( Fig. 9a and 9b ). In this case, the endurance failure in HCS_i attributes to Vos redundancy in the strong filaments and higher Vo concentration. While failure in LCS_i results from unrepairable and large gaps due to the depletion of Vos. As for the third case, apart from the change of Vo concentration and the morphology of CFs, the formation of the barrier layer caused by the oxidation effect during switching process dominates the endurance failure in an intermediate conductance state in the window (MCS_i) [10] . The migration and diffusion of the Vos and ions are blocked by the barrier. Then the device fails in MCS_i.
V. CONCLUSION
The statistical research on retention and endurance degradation of analog RRAM has been demonstrated. Bidirectional conductance modulation scheme was designed to obtain tight distributions of multiple conductance levels for retention and endurance test. The conductance distribution of LCS and HCS changed to asymmetric skewed distribution at high temperature and the mean value became higher or lower, respectively. In contrast, the conductance distribution in MCS maintained normal distribution steadily. The endurance lifetime depended on the ratio and conductance level of switching window. The endurance lifetime increased as the window decreased. Three typical endurance failure modes were also investigated. The physical mechanisms for analog retention and endurance were explained.
